Abstract-The Multi-finger layout technique has been extensively used in Nano-scale CMOS circuit design due to the increased circuit performance compared to a single finger layout. However choosing a finger width and number of fingers to optimize circuit performance is a challenging problem. In this paper the performance of a 2.4GHz single ended low noise amplifier (LNA) with a fixed total transistor width in 90nm CMOS technology is analyzed as function of number of fingers (Nf). The results show that the drain to source current (Ids), transconductance (gm) and effective gate capacitance (Cgeff) increase with increasing Nf. The effect of Nf on transistor cutoff frequency (fT) and LNA noise figure (NF), voltage gain (AV), center frequency (fC), and impedance/noise matching is presented.
I. INTRODUCTION
Complementary metal oxide silicon (CMOS) has become a widely used technology in radio frequency wireless communication system as the advantage of feasibility, low cost, low power [1] . However, the process variation is the fatal drawback for the CMOS sub-micro technology. Process variations are generated during manufacture process. The changing of temperature, pressure and dopant concentrations can lead to the performance alternation of single transistor. The circuit performance can be affected by process variation [2] . Corner analysis is one of the most efficient test methods to simulate how the process variation affects the circuit performance, which is discussed in section IV of this paper.
LNA is the first stage of the receiver chain. It is a critical component for the receiver system. The impedance and noise matching, gain and linearity of LNA decide the performance of the whole system. However, the LNA designs have many trade-off between noise/impedance match, gain, linearity and power consumption [3] . And the process variation of CMOS transistors makes LNA design challenged.
For a 2.4GHz LNA, a large transistor size is needed to meet the center frequency, power and noise requirement [4] . Multiple finger technique is the most effective method to build a large size transistor since the lower gate resistance, lower RF noise and higher frequency performance, however, keep reducing the transistor finger width (Wf) or increasing number of fingers can result in the penalty of larger gate capacitance [5] - [6] . In this paper, a 2.4 GHz single ended tuned LNA is used in 90nm technology to analyze the tradeoff of system parameters and optimize the circuit by varying the length, bias voltage (Vbias), Wf and Nf. The experiment data is shown in section IV, including fC, AV, quality factor (Q), NF, 1dB compression point, 3rd order input intercept point (IIP3) and impedence matching (S11). The single ended tuned LNA is one of the most popular LNA design. The cascode architecture provides a good isolation of input and output. M2 transistor can isolate the Miller capacitance. The impedance matching is obtained by Ls in (1) and Lg is for resonant frequency [7] . The center frequency is estimated with LD in (2).
II. SINGLE ENDED TUNED LNA ANALYSIS
(1)
The width of M1 and M2 are chosen by power constrained optimization equation (3) , where the minimum NF (FminP) is given by (4) [8] . WT is the total width of M1 and M2, and 125um total width is chosen by a fixed length of 200nm and 232um total width by fixed length equal to 100nm. ωo is the center frequency of LNA. L stands for the channel length. CGSO and Cox represent the overlap capacitance and capacitance per unit area of the gate oxide [9] . FminP is higher than the minimum NF (Fmin) due to the power consumption and smaller transistor size [4] , [10] . 
III. NF, L AND VGS EFFECT TO A SINGLE TRANSISTOR

A. Multiple finger effect on a single transistor.
The multiple finger technology plays an important role in modern RF circuit design. A single transistor with 125um total width and 200nm length is tested [7] . Fig. 2 is the simulation result of gm under different Nf, but 0.6V fixed drain to source voltage (VDS). The transistor in narrow width has a higher gm value than the wide width finger. With the VGS voltage increased, the gm gets larger until about 0.85V. After 0.85V, the plot becomes flat. However, keep increasing the finger numbers cannot get the highest fT because of the increased gate capacitance. (5) is plotted in Fig. 4 with respect the Nf. It can be seen Cgeff increases following number of fingers increasing. From theory [5] , [6] , the effective gate capacitance is created by the gate sidewall fringing capacitances CgDiff and CgCT ,and finger-end fringing capacitance Cf(poly-end). The CgDiff and CgCT are linearly proportional to total width, while the Cf(poly-end) is independent of total width but decided by Nf. Cgeff can be simplified as (6) Cox×L is the intrinsic capacitance. CgDiff+CgCT is the extrinsic capacitance. The intrinsic and extrinsic capacitances are linearly with total width, while the Cf (poly-end) is only proportional to Nf. In this case, the finger numbers should be considered in CMOS design. A larger number of fingers will add the gate capacitance significantly. To keep minimum noise figure, 6.25um of finger width equivalent to 20 number of fingers for transistors are used in LNA design based on the higher fT, gm and smaller Cgeff in simulation. Fig. 5 shows the plot of fT versus VGS under different VDS [7] . The unity gain frequency increases by increasing the drain to source voltage. Under the same VDS, the frequency enhances monotonously with increasing the gate voltage until VGS=0.8V similar as Fig. 3 . The effect of Vbias for the circuit is analyzed in section IV.
C. L effect on single transistor. (5), it can be seen fT is proportional to gm, and gm is given by (7) [7] : (7) β and Ids in (7) are inversely proportional to L, so gm is inversely proportional to L. To increase the fT, smaller L is needed.
IV. CIRCUIT ANALYSIS
The 2.4 GHz center frequency single ended tuned LNA is used in the circuit analysis. 1.2V is given as the power supply, and the transistor length is 200nm. A bandpass filter circuit is connected to the output as the load of the LNA. To test the performance of the circuit, the LNA is kept the fC=2.4GHz.
A. Multiple finger effect on LNA.
The performance of LNA effecte by multi-fingers is tested under Vbias=0.6V. Table 1 shows the data with process variation.
The most stable fC is gotten when Nf is 125 (Wf is 1um). Quality factor is down a little bit. NF are basiclly the same because center frequency is too small compared with fT of three different Nf, based on (4). The highest IIP3 is -1.14dBm when Wf=1um. So, from the comparison, 1um can let the LNA have a better performance. The data in Table. 1 shows the process variation does not affect the circuit a lot due to the passive inductors being used. However, other two Wf testing results don't show much differences from the 1um case, so the Nf is not the dominate factor in LNA properties.
B. Gate voltage effect on LNA.
The 6.25um fixed finger width is used to test the LNA performance of different Vbias because of the moderate property in Nf analysis, which can help to detect the dominate factor for a LNA.
From section III, a larger VGS value can lead to a higher fT value in a certain range. However, keep increasing the Vbias value cannot get a much higher fT in the circuit because of the decreased drain voltage. The relationship between Vg and Vd is given in (8) and (9) When Vbias=0.6V, the fC varies 0.66%, and the gain varies 2%; For the 0.65V case, fC has a 0.33% variation and Av has a 1.27% difference; At bias equal to 0.75V, there is no variation for center frequency, and the gain varies only 0.12%. So the process variation becomes better by increasing the bias voltage.
As seen in table 2, with L=200nm the highest gain and quality factor are at Vbias of 0.6V. And the best linearity is when Vbias=0.65V. For the static power, the 0.6V and 0.65V Vbias voltage have relative low voltages, which are 6.856mW and 9.225mW. The power of 0.75V is much larger, about 100% higher than 0.6V one.
If higher gain, high quality factor or lower power consumption is the focus, a smaller bias voltage value should be used. If considering the process variation, a higher bias voltage is needed with the drawback of the power consumption. This is a trade-off of the LNA circuit design. Overall, a 0.65V bias voltage can be choose as the good performance of linearity, low power consumption, small NF and process variation. Table 2 shows two cases of 100nm length LNA design. The first one is using the 200nm power constrained optimized width, and the second one with a 100nm length optimization width.
C. Length and Width effect on LNA.
Under the same Vbias voltage (Vbias =0.75V), the performance varied more for three corner analysis comparing with 200nm length design. The NF of the 125um total width is larger than 2dB. The 102GHz high fT of 100nm cannot help the LNA have a good noise performance because of the mismatch effect. To get a better NF, a larger transistor size is used. As seen in table 2, the noise figure is reduce to 1.72dB from 2.09dB by increasing transistor width from 125um to 232um of length 100nm for TT analysis, which is comparable to noise figure of1.77dB in 200nm. Also seen in table 2, AV and Q in 100nm length are smaller comparing to 200nm length. By contrast, the linearity in 100nm length is better than 200nm. The power consumption can be decreased if a smaller transistor length is used. In order to optimize the NF, a larger width is employed in the LNA design. However, the increased total width will add more static power to the circuit.
V. CONCLUSION
A 2.4 GHz single ended tuned LNA is analyzed in this paper. To improve the performance of the circuit, the effects of Nf, L and Vg on single transistor are tested. The increased drain voltage, relative high gate voltage and smaller length can increase the fT. Nf is not the dominant factor to the LNA circuit due to the passive inductors are used in the circuit. A 0.65V Vbias value can let the LNA has a smaller power consumption, higher Q, and better performance in linearity and noise figure. The 100nm transistor length can save more power compare with the 200nm length under the same total width, but a larger transistor size should be used because of the noise match. The smaller length transistor has a better performance in noise and linearity.
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